Contents lists available at ScienceDirect



Nuclear Inst. and Methods in Physics Research, A

journal homepage: www.elsevier.com/locate/nima



# Development of a monolithic pixel sensor based on SOI technology for the ILC vertex detector



Shun Ono<sup>a,\*</sup>, Miho Yamada<sup>a</sup>, Manabu Togawa<sup>a</sup>, Yasuo Arai<sup>a</sup>, Toru Tsuboyama<sup>a</sup>, Ikuo Kurachi<sup>a</sup>, Yoichi Ikegami<sup>a</sup>, Kazuhiko Hara<sup>b</sup>, Taohan Li<sup>c</sup>, Akimasa Ishikawa<sup>c</sup>

<sup>a</sup> Institute of Particle and Nuclear Studies, High Energy Accelerator Research Org. (KEK), 1-1 Oho, Tsukuba, Japan

<sup>b</sup> Faculty of Pure and Applied Sciences, University of Tsukuba, 1-1-1 Tennodai, Tsukuba 305-8571, Japan

<sup>c</sup> Department of Physics, Tohoku University, 6-3, Aramaki Aza-Aoba, Aoba-ku, Sendai 980-8578, Japan

## ARTICLE INFO

Keywords: SOI detector Vertex detector ILC

## ABSTRACT

SOI detector SOFIST is a pixel sensor optimized for the International Linear Collider vertex detector. SOFIST stores both position and timing information of charged particles. Our aim is to achieve 3  $\mu$ m single-point resolution with a 20  $\times$  20  $\mu$ m<sup>2</sup> pixel. The first prototype sensor SOFIST Ver.1 was evaluated with a 120 GeV proton beam at the FermiLab Test Beam Facility. The position resolution was about 1.3  $\mu$ m. We are currently evaluating the next version of sensor, SOFIST Ver.2, which has an in-pixel comparator and timestamp.

## 1. Introduction

Silicon-on-Insulator (SOI) technology integrates both silicon sensor and readout electronics in the same wafer [1]. Pixel detectors based on the SOI technology have several advantages compared with conventional hybrid detectors which are used for high energy physics experiments. The SOI detector realizes a low material budget, small pixel size, and low detector capacitance owing to the monolithic structure without bump-bonding. In addition, the detector employs a double SOI structure to improve radiation tolerance and to reduce cross talk between circuits and sensors (Fig. 1). The double SOI wafer has an additional silicon layer for compensating the effect caused by the accumulation of holes in the oxide layer [2].

We are developing a new SOI pixel sensor for the vertex detector of the International Linear Collider (ILC) experiment. The ILC requires a new vertex detector system with high spatial resolution in order to identify the decay vertex of short-life-time particles for the precise measurement of Higgs boson and the search for physics beyond the Standard Model. We are currently designing an SOI pixel sensor, SOi sensor for FIne measurement of Space and Time (SOFIST), which has a pixel circuit with high position resolution and fine time resolution.

In this paper, we report the development and evaluation results of the SOFIST prototype sensors.

#### 2. SOI sensor for ILC

The overview of the SOFIST sensor is shown in Fig. 2. The following are requirements for the SOFIST development [3].

https://doi.org/10.1016/j.nima.2018.06.075

Received 17 February 2018; Received in revised form 25 May 2018; Accepted 20 June 2018 Available online 30 June 2018 0168-9002/© 2018 Elsevier B.V. All rights reserved.

- Single point resolution : 3 μm
- Identification of 1300 bunches in ILC beam collisions every 554 ns

The pixel circuit of the SOFIST has an area of  $20 \times 20 \ \mu m^2$ . For each pixel, the signal amplitude and timing information are stored in corresponding memories when the signal amplitude is higher than the threshold of the comparator. The timing information is used for the hit bunch identification. The timestamp memory holds the voltage level of the ramping signal. The ramp voltage is proportional to the integration time and provided globally to all pixels in a chip. This timestamp circuit records the hit timing as the ramp voltage. In order to handle possible multiple hits during the signal accumulation, the pixel has multiple sets of analog signal memories and timestamps. It is necessary to optimize the implementation of these functions in a small pixel area. We are prototyping step sensors for realizing this pixel circuit .

# 3. SOFIST Ver.1

The prototype chips were fabricated with the 0.2  $\mu$ m Fully Depleted Silicon-on-Insulator (FD-SOI) CMOS process of Lapis semiconductor [4]. The first chip is called SOFIST Ver.1. It has 50  $\times$  50 pixels with a pitch of 20  $\mu$ m (Fig. 3). The sensor thickness is 500  $\mu$ m. Each pixel circuit has a pre-amplifier and memory capacitors. The pre-amplifier is a charge sensitive amplifier with a common-source stage and feedback

<sup>\*</sup> Corresponding author. *E-mail address:* onos@post.kek.jp (S. Ono).



Fig. 1. Structure of the double SOI pixel sensor. The additional silicon layer is in the middle of the buried oxide layer.

capacitance. The sensor chip also has 8-bit Wilkinson-type ADC circuits of 50 channels.

The Ver.1 sensor was evaluated with a 120 GeV proton beam at the FermiLab Test Beam Facility [5]. The detector setup consists of two SOFIST Ver.1 and four FPIX, SOI Fine PIXel detector (Fig. 5). The FPIX also acts as the SOI detector and has small pixels with a pitch of 8  $\mu$ m [6]. The FPIX sensors were used as the tracking detector for evaluating the SOFIST position resolution.

Since the collected charge signal is proportional to the depletion thickness, we measured the backplane bias dependence of the SOFIST signal (Fig. 4). The SOFIST signal was saturated about -80 V, so the sensor layer of 500  $\mu$ m was fully depleted at this voltage.



**Fig. 4.** The back plane bias dependence of the SOFIST signal. The bias voltage was applied from -15 to -130 V. The signal saturation indicates full depletion of the sensor layer.

The SOFIST sensor data were taken with backplane biases of -130 and -15 V, which correspond to the sensor depletion thicknesses of 500 and 200  $\mu$ m, respectively. The charge signal was digitized by 12-bit ADC on the readout board. The hit signal was reconstructed by clustering  $5 \times 5$  pixels around the hit pixel. The hit position on the SOFIST chip was calculated from the weighted center of the cluster signal.

We analyzed the position resolution by using the particle tracks. We extracted the track candidates from the hits of four FPIX sensors. There were some spurious hit combinations due to the long integration time



Fig. 2. SOFIST chip overview (left panel) and pixel architecture (right panel). The sensor chip has 500 × 3125 pixels. The column-parallel ADC circuits are arranged along the longitudinal direction of the sensor chip.



Fig. 3. Chip overview (left panel) and pixel schematic (right panel) of SOFIST Ver.1. The sensor chip has  $50 \times 50$  pixels.



**Fig. 5.** Detector setup for the beam test. The trigger signal was generated by a scintillator and an ATLAS pixel detector with an FE-I4 readout chip.

of FPIX. The track with minimum chi-square to the straight line was chosen for the analysis. We analyzed the residual of the hit position of the SOFIST to the reconstructed track. Figs. 6 and 7 show the residual distributions of *X* (horizontal) and *Y* (vertical) directions at 500  $\mu$ m and 200  $\mu$ m depletion thickness, respectively. The standard deviation of the residual distribution was evaluated as the position resolution. We obtained position resolutions of 1.37 in *X* direction and 1.35  $\mu$ m in *Y* direction at a depletion thickness of 500  $\mu$ m. The residuals were still narrow at a depletion thickness of 200  $\mu$ m and the position resolution is 1.33  $\mu$ m in *X* direction and 1.32  $\mu$ m in *Y* direction. The measured residual is the sum of the squares of the intrinsic resolution of SOFIST Ver.1 and the track uncertainty. The track uncertainty is expressed in terms of the FPIX resolution and the geometrical position of the SOFIST. The FPIX is shown to have an intrinsic resolution of about 0.65  $\mu$ m [6]

and the track uncertainty on the SOFIST sensor becomes about 0.65  $\mu m.$  The SOFIST intrinsic resolution was extracted about 1.2  $\mu m.$ 

## 4. SOFIST Ver.2

Fig. 8 shows the SOFIST Ver.2 sensor chip. The sensor has  $80 \times 64$  pixels with a pitch of 25 µm. Since ILC detector requires the sensor thickness less than 100 µm for reducing multiple scattering effect, the Ver.2 sensor layer is thinned to 75 µm by grinding the back side of the chip. The Ver.2 pixel has a comparator circuit for discriminating the signal exceeding the threshold voltage. We have designed two types of pixel circuits, namely Analog signal pixel and Timestamp pixel (Fig. 9).

We will verify in-pixel timestamp function and the degradation of the position resolution. The pixel circuit and size will be optimized for satisfying both the timestamp and the resolution based on the evaluation of the Ver.2 sensor. The sensor production has been completed. We are currently evaluating the Ver.2 pixel circuits. Fig. 10 shows the responses of Analog signal and Timestamp pixel when a test pulse is inputted. The charge signal is input to the sensor node of the pixel. The pixel memory holds the signal voltage when the input signal exceeds the threshold level. Fig. 11 shows the pixel timestamp signal with inputting test pulse at specific timings. The ramp signal was generated with 1 mV per microsecond and delivered to each pixel. The slope of measured timestamp became about 0.96 mV per microsecond. We have confirmed the functionality of Ver.2 pixel circuits.

# 5. Conclusion and future prospect

We have developed two prototype chips for realizing a new SOI pixel sensor SOFIST optimized for the ILC vertex detector. SOFIST Ver.1



Fig. 6. Residual distributions of X (left panel) and Y (right panel) at 500 µm depletion.



Fig. 7. Residual distributions of X (left panel) and Y (right panel) at 200 µm depletion.



**Fig. 8.** Chip overview of SOFIST Ver.2. The sensor chip has  $80 \times 64$  pixels, column-parallel ADC circuits, and digital Zero-suppression logic.

chip has a pixel area of  $20 \times 20 \ \mu\text{m}^2$  and column parallel ADC circuits. We evaluated the position resolution with a 120 GeV proton beam at the Fermilab Test Beam Facility. We obtained a position distribution of about 1.3 µm at a depletion thickness of 200 µm. The SOFIST Ver.1 resolution meets the requirement for the ILC experiment. SOFIST Ver.2 chip has a pixel area of  $25 \times 25 \ \mu\text{m}^2$ . We designed an in-pixel comparator for storing the amplitude and timestamp of the hit signal. These pixel functions have been verified by inputting the test pulse. We are planning a beam test for Ver.2 sensor in February 2018. We are also developing next sensors, Ver.3 and Ver.4, with full SOFIST functionality. The pixel



**Fig. 11.** The readout signal of in-pixel timestamp with inputting test pulse. Horizontal and Vertical axis are the pulse input timing and the readout signal of the timestamp memory.

of Ver.3 sensor has both analog signal and timestamp memories within  $30 \times 30 \ \mu\text{m}^2$ . The Ver.4 sensor is to be processed with 3D stacking technology in order to shrink the pixel size [7]. These sensor chips will be delivered by spring 2018.

### Acknowledgments

This work was supported by MEXT KAKENHI Grant-in-Aid for Scientific Research on Innovative Areas 25109006, the Japan/US Cooperation Program in the Field of High Energy Physics. We wish to



Fig. 9. The Ver.2 chip has Analog signal pixel (left panel) and Timestamp pixel (right panel). The Analog signal pixel stores the signal amplitude of the pre-amplifier output. The Timestamp pixel stores the ramp voltage for the analog time-stamp.

Shift-register   Pixel reset   Pixel reset   Pixel output	input ramp-signal
Test pulse	Pixel output
Charge injection	Test pulse Charge injection

**Fig. 10.** Output responses of Analog signal pixel (left panel) and Timestamp pixel (right panel) when the input signal is over the threshold. The pixel signal is reset every 4 µs (magenta line). The charge signal is injected at the falling edge of the test pulse (cyan line). (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)

S. Ono, M. Yamada, M. Togawa et al.

thank the staff of Fermilab Test Beam Facility for the support they provided for our beam test. This work was also supported by the VLSI Design and Education Center (VDEC), The University of Tokyo, with the collaboration of Cadence Design Systems, Inc., Mentor Graphics Co., Ltd., and Synopsys, Inc.

#### References

- Y. Arai, T. Miyoshi, Y. Unno, T. Tsuboyama, S. Terada, Y. Ikegami, T. Kohriki, K. Tauchi, Y. Ikemoto, R. Ichimiya, et al., Developments of soi monolithic pixel detectors, Nucl. Instrum. Methods Phys. Res. 623 (1) (2010) 186–188.
- [2] K. Hara, Y. Arai, S. Honda, I. Kurachi, T. Tsuboyama, N. Tobita, T. Miyoshi, M. Asano, S. Mitsui, Initial characteristics and radiation damage compensation of double siliconon-insulator pixel device, PoS (2015) 033.
- [3] H. Abramowicz, et al. The international linear collider technical design reportvolume 4: detectors. ArXiv preprint arXiv:1306.6329.

- [4] M. Okihara, H. Kasai, N. Miura, N. Kuriyama, Y. Nagatomo, T. Hatsui, M. Omodani, T. Miyoshi, Y. Arai, Progress of fd-soi technology for monolithic pixel detectors, in: Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2012 IEEE, IEEE, 2012, pp. 471–474.
- [5] Fermilab test beam facility, url: http://ftbf.fnal.gov.
- [6] K. Hara, D. Sekigawa, S. Endo, W. Aoyagi, S. Honda, T. Tsuboyama, M. Yamada, S. Ono, M. Togawa, Y. Ikegmi, Y. Arai, I. Kurachi, T. Miyoshi, J. Haba, K. Hanagki, Fine-pixel detector fpix realizing sub-micron spatial resolution developed based on fd-soi technology, in: Springer Proceedings in Physics, Technology and Instrumentation in Particle Physics (TIPP2017).
- [7] M. Motoyoshi, T. Miyoshi, M. Ikebec, Y. Arai, 3d integration technology for sensor application using less than 5 μm-pitch gold cone-bump connpdfection, J. Instrum. 10 (03) (2015) C03004.