Contents lists available at ScienceDirect



Nuclear Inst. and Methods in Physics Research, A

journal homepage: www.elsevier.com/locate/nima

# Development of a radiation tolerant fine pitch planar pixel detector by HPK/KEK



Koji Nakamura <sup>a,\*</sup>, Junki Suzuki <sup>b</sup>, Hitomi Tokutake <sup>c</sup>, Kazuyuki Sato <sup>b</sup>, Yohei Abo <sup>e</sup>, Osamu Jinnouchi <sup>c</sup>, Kazunori Hanagaki <sup>a</sup>, Kazuhiko Hara <sup>b</sup>, Shintaro Kamada <sup>e</sup>, Yuto Nakamura <sup>c</sup>, Hajime Nanjyo <sup>d</sup>, Yoichi Ikegami <sup>a</sup>, Yasunori Sawada <sup>d</sup>, Manabu Togawa <sup>a</sup>, Kazuki Uchiyama <sup>b</sup>, Yoshinobu Unno <sup>a</sup>, Sayaka Wada <sup>b</sup>, Daiki Yamamoto <sup>d</sup>, Hirokazu Yamamoto <sup>e</sup>, Kazuhisa Yamamura <sup>e</sup>

<sup>a</sup> High Energy Accelerator Research Organization (KEK), Oho 1-1, Tsukuba-shi, Ibaraki-ken, Japan

<sup>b</sup> Institute of Pure and Applied Sciences, University of Tsukuba, Tennodai 1-1, Tsukuba-shi, Ibaraki-ken, Japan

<sup>c</sup> Department of Physics, Tokyo Institute of Technology, 2-12-1 Oh-okayama, Meguro, Tokyo, Japan

<sup>d</sup> Department of Physics, Osaka University, Toyonaka, Osaka 56, Japan

<sup>e</sup> Hamamatsu Photonics K.K., Hamamatsu, 435, Japan

#### ARTICLE INFO

Keywords: HEP LHC Hadron collider ATLAS ATLAS upgrade ITK Planar pixel Fine pitch pixel

# ABSTRACT

In the recent development of pixel detectors for the inner part of the ATLAS detector upgrade of the High Luminosity LHC, a thin, typically 150  $\mu$ m, planar pixel detector has been developed. To reduce hit occupancy, the pixel size is smaller compared to the currently operating pixel detector in ATLAS and the 2 pitch options, 50  $\mu$ m × 50  $\mu$ m and 25  $\mu$ m × 100  $\mu$ m, are readout by the same 50  $\mu$ m × 50  $\mu$ m pitch readout ASIC. To evaluate the performance of the fine pitch pixel detector, two methods are tested, a) emulated using the current ASIC (FE-I4) using non-uniform size of pixel, where two 50  $\mu$ m × 250  $\mu$ m pixels are spitted to 50  $\mu$ m × 50  $\mu$ m and 50  $\mu$ m × 450  $\mu$ m, (b) used new ASIC (FE65p2) with full 50  $\mu$ m × 50  $\mu$ m pitch. The FE65p2 is the prototype ASIC produced by TSMC using 65 nm CMOS process, with an expected lower noise than FE-I4. In this paper, basic devices performance and testbeam results before and after irradiation are presented.

# 1. Introduction

The physics experimental program Large Hadron Collider (LHC) [1] has been successfully operated for the last seven years, from October 2010-November 2017. The observation of the Higgs boson [2,3] and measurements of its properties [4,5] by ATLAS [6] and CMS [7] were an important milestone for the field of high energy particle physics. For the observation of Higgs coupling through the study of rare decay channels, as well as the Higgs self coupling, further precision of measurements of Higgs sector couplings and electroweak produced Beyond the Standard Model Phenomena are the next target of hadron collider experiments. One of the most powerful planned experiments to probe these topics is the High Luminosity Large Hadron Collider (HL-LHC) [8] which is planned to start in 2026. A plan for upgrading the ATLAS detector at HL-LHC is currently on going. This paper shows the thin, typically 150 µm, and fine pitch pixel (50  $\mu$ m  $\times$  50  $\mu$ m and 25  $\mu$ m  $\times$  100  $\mu$ m) silicon sensor developed for the outer part of the planar pixel detector in the ATLAS experiment upgrade for the HL-LHC.

# 2. ATLAS upgrade tracking detectors

## 2.1. Pixel detector

The ATLAS Inner Tracking (ITK) detector upgrade project plans to replace all existing ATLAS tracking detectors [9] which consists of silicon pixel detectors, micro-strip detectors and Transition Radiation Trackers to the new silicon detectors with pixel [10] and strip [11] sub-system. The outer part of pixel detector will be built out of Planar type detectors [12,13]. The read out ASIC for the pixel hybrid detectors have been designed by CERN RD53 collaboration [14]. The ASIC is electrically connected to the sensor with bump bonding technology. In this process, ASIC and Sensor are flip chipped after SnAg solder bumps are deposited to the pad on ASIC and under bump metalization (UBM) to the pad on sensor. One pad corresponds to the single electrode and pads are placed two dimensional matrix with 50  $\mu$ m × 50  $\mu$ m pitch. According to the structure, the planar pixel sensor with the same matrix pitch pads is designed.

\* Corresponding author. *E-mail address:* koji.nakamura@kek.jp (K. Nakamura).

https://doi.org/10.1016/j.nima.2018.09.015

Received 28 April 2018; Received in revised form 1 September 2018; Accepted 4 September 2018 Available online 8 September 2018 0168-9002/© 2018 Elsevier B.V. All rights reserved.



**Fig. 1.** Various Sensor types of the biasing structure sensors compatible with the FE-14 ASIC. The top four types were tested before irradiation and the bottom four types have been tested after irradiation. Light and dark magenta show poly-silicon bias resistors and bias rails respectively, the black line with a shadow is the top Aluminum, the orange area located inside of the top Aluminum shows the *n*<sup>+</sup> implant, and the green line corresponds to the p-stop structure. Typical resistivity value for the bias resistor for each pixel to the bias rail is 600 kΩ. For non-irradiated samples, poly-silicon bias structure, punch-through bias structure and no bias structure types with 50  $\mu$ m × 50  $\mu$ m and poly-silicon bias structure with 25  $\mu$ m × 100  $\mu$ m are compared. For irradiated sample, poly-silicon bias structure with and without offset from pixel boundary, no bias structure with 50  $\mu$ m × 50  $\mu$ m and poly-silicon bias structure with 25  $\mu$ m × 100  $\mu$ m are compared. (For interpretation of the references to color in this figure legend, the referred to the web version of this article.)

#### Table 1

Comparison of the specifications for the FE-I4 and FE65p2 ASICs. Two thresholds value noted stable threshold and typical threshold showed as the threshold in ASIC specification and the threshold used for the testbeam measurement respectively.

ASIC	FE-I4	FE65p2
ASIC dimension	$17 \text{ mm} \times 20 \text{ mm}$	$3 \text{ mm} \times 4 \text{ mm}$
CMOS process	130 nm	65 nm
Pixel size	50 μm × 250 μm	$50 \ \mu m  imes 50 \ \mu m$
Pixel matrix	$336 \times 80$	$64 \times 64$
Stable threshold	1500 e <sup>-</sup>	500 e <sup>-</sup>
(Typical threshold)	2000–3000 $e^-$	700 e <sup>-</sup>

## 2.2. Planar pixel detector by KEK/HPK

The *n*<sup>+</sup>-in-*p* type pixel sensors which have Boron-doped electrodes in the Phosphorus-doped bulk have been developed by KEK, with Hamamatsu Photonics K.K. for production of the devices [15–18]. The FE-I4 ASIC [19] which is used for the Insertable B-layer (IBL) detector [20] in ATLAS are used for the development, however the pixel size is five times larger (50  $\mu$ m × 250  $\mu$ m) than the pixel size which is used for ITK pixel detector. In this paper, measurements of the first fine pixel size (50  $\mu$ m × 50  $\mu$ m) devices are presented.

# 3. Fine pitch pixel detector design

The fine pixel size (50  $\mu$ m × 50  $\mu$ m) measurement could be achieved by using two methods, a) using the FE-I4 ASIC but two 50  $\mu$ m × 250  $\mu$ m pixels are divided to 50  $\mu$ m × 50  $\mu$ m and 50  $\mu$ m × 450  $\mu$ m, b) using the new FE65p2 ASIC [10]. The specification difference for the FE-I4 and FE65p2 are summarized in Table 1. The critical efficiency loss is observed at the pixel boundary region due to the charge sharing effect and bias structure [18] and the effect is more visible for the finer pixel detector simply because the relative amount of pixel boundary areas increases. To this end, the efficiency measurement of the fine pitch pixel detector has been performed. The efficiency measurement results presented in Section 5 are performed for the sensor with thickness of 150  $\mu$ m as per the planned design of the outer barrel region of the upgraded detector.

## 3.1. FE-I4 ASIC small pitch adapted sensors

As shown in Fig. 1, various types of the biasing structure sensors are designed as optimized poly-silicon bias resistor (FE-I4 type 2) and no bias structure (FE-I4 type 5) with a 50  $\mu$ m × 50  $\mu$ m pixel size. A similar optimized poly-silicon bias resistor with 25  $\mu$ m × 100  $\mu$ m (FE-I4 type 6) is also tested. These three types are compared before and after proton irradiation at the fluence of 3 × 10<sup>15</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup>. Instead of the poly-silicon bias resistors, punch-through structure [16] (FE-I4 type 3) has also been compared for the case of before irradiation. The poly-silicon bias resistor type but with the bias rail located at the pixel boundary (FE-I4 type 1) is also tested for the comparison of measurements on irradiated samples.

#### 3.2. FE65p2 ASIC small pitch native modules

FE65p2 ASIC compatible sensors are produced and compared for various bias structures as shown in Fig. 2. The FE65p2 type 2 and FE65p2 type 5 described above are compared before and after irradiation. In addition to this, FE65p2 type 1 and FE65p2 type 6 structures are tested after irradiation. A sample with no biasing structure and 25  $\mu$ m × 100  $\mu$ m pixel size (FE65p2 type 8) is also compared after irradiation.

## 4. Irradiation and testbeam

To qualify the radiation tolerance of the pixel detector, proton irradiation at Cyclotron and Radioisotope Center (CYRIC) facility operating at Tohoku University and subsequent measurements at a testbeam at CERN Super Proton Synchrotron (SPS) has been carried out.

## 4.1. Irradiation at CYRIC Tohoku University

A proton irradiation facility, Cyclotron and Radioisotope Center (CYRIC) at Tohoku University, is used to irradiate the pixel modules. The high intensity proton beam with a momentum of 70 MeV/*c* and typically 300 nA beam current is used for the irradiation. The temperature is maintained at -15 °C by a cold nitrogen gas flow. The irradiation is uniform in the module (consists of sensor and ASIC) plane and in depth. The detailed setup and fluence control are described in Ref. [18].



**Fig. 2.** Various sensor types of the biasing structure sensors compatible with the FE65p2 ASIC. The top two types are tested before irradiation, and the bottom five types are tested after irradiation. Colors are the same as in Fig. 1. For non-irradiated samples, poly-silicon bias structure and no bias structure types with 50  $\mu$ m × 50  $\mu$ m are compared. For irradiated samples, poly-silicon bias structure with and without offset from pixel boundary, no bias structure with 50  $\mu$ m × 50  $\mu$ m, and poly-silicon bias structure and no bias structure types with 25  $\mu$ m × 100  $\mu$ m are compared. (For interpretation of the references to color in this figure legend, the reader is referred to the web version of this article.)

#### Table 2

The overall and center efficiency of irradiated FE-I4 samples for each types. Fluence for all sensors are  $3 \times 10^{15}$  1 MeV  $n_{eq}$ /cm<sup>2</sup>. The uncertainties are statistical only.

	FE-I4 type 1	FE = I4 type 2	FE = I4  type  5	FE = I4 type 6
Overall efficiency	$89.34 \pm 0.05\%$	$93.87\pm0.04\%$	$97.12 \pm 0.03\%$	$96.93 \pm 0.02\%$
Center efficiency	$99.04\pm0.08\%$	$99.19 \pm 0.07\%$	$99.33 \pm 0.07\%$	$99.23 \pm 0.02\%$

#### 4.2. Testbeam at CERN

The testbeam facility at the Super Proton Synchrotron (SPS) at CERN with a 120 GeV pion beam was used. In order to measure the efficiency of pixel detectors a precise pointing resolution of the particle passing through is needed. For the EUDET telescope with Mimosa-26 sensors [21-23] are placed in the beam line, and the device under test (DUT) is installed in between. At typical pointing resolution for this setup is 4.5  $\mu$ m. Operation of FE-I4 chip kept comparator threshold to 2400 e<sup>-</sup> and 3000 e<sup>-</sup> for non-irradiated and irradiated samples, respectively. For comparison, a 2200 e- comparator threshold could be achieved for a few data taking runs for irradiated samples. As a default connection, the bias structure is set to be electrically floating but virtually grounded to an ASIC amplifier of the ASIC via bump bonding connection. For comparison, the bias structure is set to ground for a few data taking runs for irradiated samples. In case of the bias structure is set to ground, lower efficiency is expected due to the ground potential except electrode on the surface makes to hinder the charge correction. In the cases with the FE65p2 chip, the comparator threshold is set to 700 e<sup>-</sup> for both non-irradiated and irradiated samples.

#### 5. Results

#### 5.1. FE-I4 ASIC small pitch adapted sensors

Overall efficiency for various types of bias structures are evaluated using all tracks pointing to the good pixels which are not masked nor noisy. Efficiency using all the tracks pointing to the pixel center defined as 3 sigma of pointing resolution away from pixel boundary is evaluated as center efficiency. All efficiencies for non-irradiated samples are over 99%, except the overall efficiency for FE-I4 type 3 structure which is 94.8%, due to the punch through structure. The overall and center efficiency for irradiated samples are shown in Table 2. All center efficiency for various types are over 99%. The 2.2% efficiency loss is

evaluated to be due to the charge sharing effect by comparing overall and center efficiency for FE-I4 type 5 which does not have any biasing structure. An additional 3.5% efficiency loss due to the FE-I4 type 2 bias strucutre is evaluated by comparing overall efficiency between FE-I4 type 2 and FE-I4 type 5. In the FE-I4 type 6 case with pixel size of 25  $\mu m$  $\times$  100  $\mu$ m, the efficiency loss is 2.3% including both the charge sharing and bias structure effect. This is simply because the bias structure is not passing close to the pixel corner, where the produced charge is supposed to share to four pixels, unlike the 50  $\mu$ m  $\times$  50  $\mu$ m pixel size case. To check the reason of the efficiency loss, positions this dependence of the efficiency is shown in Fig. 3(a). At 0, 50 and 100 µm position corresponds to the pixel boundary, while the bias resistor is located at 50  $\mu$ m. The FE-I4 type 5 (green dots) efficiency drops equally for all three pixel boundaries due to the charge sharing, while FE-I4 type 2 (red dots) shows a larger efficiency drop at the 50  $\mu$ m location due to the bias structure. The FE-I4 type 6 (blue dots) have a smaller efficiency drop at the 50  $\mu m$  position since no corner exists for the 25  $\mu m \times 100 \ \mu m$ case. For type 1 (black dots), about a three times larger efficiency drop is observed at the bias structure than for FE-I4 type 2. The efficiency drop as a function of detector bias is shown in Fig. 3(b). Certainly the lower comparator threshold runs show a smaller efficiency loss when compared with a threshold of 2200  $e^-$  (green square) and a threshold of 3000 e<sup>-</sup> (green circle). The grounding bias structure (red square) shows worse performance than floating bias structure (red circle) due to the ground potential except electrode on the surface makes to hinder the charge correction.

## 5.2. FE65p2 ASIC small pitch native modules

All the efficiency losses using the FE-I4 ASIC are expected to improve due to the lower comparator threshold, 700  $e^-$  when using the FE65p2 module. Although the overall efficiencies measured with the FE65p2 are lower than FE-I4 due to the ASIC problem which appeared due to the timing issue of chip operation, relative efficiency in the position dependence has to be kept to the same. Since center efficiency is expected to be over 99%, the measured efficiency is normalized to 100% at the center region of the pixel defined as 3 sigma of pointing resolution away from the pixel boundary. Figs. 4(a) and 4(b) show position dependence of the measured efficiency obtained by FE65p2 modules for 25  $\mu$ m × 100  $\mu$ m and 50  $\mu$ m × 50  $\mu$ m pixel size, respectively. Since no significant efficiency loss at the pixel boundary is observed with a bias voltage over 600 V, the upper limit of the efficiency loss for



(b) Bias voltage dependence.

**Fig. 3.** (a) Position dependence of the efficiency for the sensors compatible with the FE-14 ASIC. At 0, 50 and 100  $\mu$ m position correspond to the pixel boundary while bias resistor exists at 50  $\mu$ m as shown in Fig. 1 each color corresponds to the bias type as shown in the legend. (b) Bias voltage dependence of the efficiency loss. each color corresponds to the biasing type and comparator threshold value and floating/grounding bias structure are validated.. (For interpretation of the references to color in this figure legend, the reader is referred to the web version of this article.)

 $25 \mu m \times 100 \mu m$  and  $50 \mu m \times 50 \mu m$  pixel size with bias strucutre are evaluated as 0.5% and 1%, respectively relative to the efficiency at the center of pixel region.

# 6. Conclusion

In the development of the ATLAS pixel detector upgrade, optimization of the sensor structure has been presented. The efficiency measurements of fine pitch pixel detectors with 50  $\mu$ m × 50  $\mu$ m and 25  $\mu$ m × 100  $\mu$ m pixel size, have been performed before and after proton irradiation (3 × 10<sup>15</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup>). The efficiency loss at the pixel boundary region largely depends on the biasing structure of the sensor and comparator threshold of the readout ASIC. In the case of 3000  $e^-$  threshold with the optimized biasing structure (FE-I4 type 2), 2.2% efficiency loss by charge sharing effect and 3.5% efficiency loss by bias structure effect was observed. The lower comparator threshold value, 2200  $e^-$ , shows clear improvement of the efficiency. The prototype ASIC which is expected to have a close threshold value, 700 $e^-$ , to the ASIC for the final ATLAS pixel upgrade detector, results in a smaller





(b) 50  $\mu m \times 50 \mu m$ 

**Fig. 4.** The relative efficiency to the efficiency of center region as a function of relative position to the pixel boundary for the sensors compatible with the FE65p2 ASIC. a) is for  $25 \ \mu\text{m} \times 100 \ \mu\text{m}$  while the red and blue lines correspond to the sensor with bias structure and detector bias 200 V and 400 V. The green line corresponds to the sensor without bias structure and 600 V. b) is for 50  $\ \mu\text{m} \times 50 \ \mu\text{m}$  while red and blue correspond to with and without bias structure respectively.. (For interpretation of the references to color in this figure legend, the reader is referred to the web version of this article.)

efficiency loss than the FE-I4 ASIC. No significant efficiency drop at the pixel boundary was observed with the comparator threshold 700*e*<sup>-</sup> by the FE65p2 ASIC after irradiation. Results conclude that the fine pitch pixel sensor, 50  $\mu$ m × 50  $\mu$ m or 25  $\mu$ m × 100  $\mu$ m pixel size, produced by HPK/KEK with the low noise ASIC (set the comparator threshold 700*e*<sup>-</sup>) should fully satisfy the requirement of the ATLAS pixel detector upgrade.

# Acknowledgments

This research was supported by a Grant-in-Aid for scientific research on advanced basic research (Grant No. 23104002, 16H06491, 26257038) from the Ministry of Education, Culture, Sports, Science and Technology, of Japan and U.S.—Japan Science and Technology Cooperation Program in High Energy Physics. The irradiations were performed at Cyclotron and Radioisotope Center (CYRIC), Tohoku University.

#### K. Nakamura, J. Suzuki, H. Tokutake et al.

#### References

- [1] LHC, http://home.web.cern.ch/about/accelerators/large-hadron-collider and CERN http://home.web.cern.ch.
- [2] ATLAS Collaboration, Observation of a new particle in the search for the Standard Model Higgs boson, Phys. Lett. B 716 (1) (2012) 1, http://dx.doi.org/10.1016/j. physletb.2012.08.020.
- [3] CMS Collaboration, Observation of a new boson at a mass of 125 GeV with the CMS experiment at the LHC, Phys. Lett. B 716 (1) (2012) 30, http://dx.doi.org/10. 1016/j.physletb.2012.08.021.
- [4] ATLAS Collaboration, Measurements of the Higgs boson production and decay rates and coupling strengths using pp collision data at  $\sqrt{s} = 7$  and 8 TeV in the ATLAS experiment, Eur. Phys. J. C 76 (2016) 6.
- [5] CMS Collaboration, Combined measurement of the Higgs boson mass in pp collisions at  $\sqrt{s}$  = 7 and 8 TeV with the ATLAS and CMS experiments, Phys. Rev. Lett. 114 (2015) 191803.
- [6] The ATLAS Collaboration, The ATLAS experiment at the CERN large hadron collider, J. Instrum. 3 (2008) S08003.
- [7] The ATLAS Collaboration, The CMS experiment at the CERN large hadron collider, J. Instrum. 3 (2008) S08004.
- [8] ATLAS Collaboration, ATLAS Letter of Intent Phase-II Upgrade, CERN-2012-022, LHCC-I-023, (2012).
- [9] ATLAS Collaboration, The ATLAS experiment at the CERN large hadron collider, J. Instrum. 3 (2008) S08003.
- [10] ATLAS Collaboration, Technical Design Report for the ATLAS ITk Pixel Detector, to be published.
- [11] ATLAS Collaboration, Technical Design Report for the ATLAS Inner Tracker Strip Detector, CERN-LHCC-2017-005, ATLAS-TDR-025.

- Nuclear Inst. and Methods in Physics Research, A 924 (2019) 64-68
- [12] J. Weingarten, et al., Planar pixel sensors for ATLAS upgrade: Beam test results, J. Instrum. 7 (2012) P10028.
- [13] Christian Gallrapp, (on behalf of ATLAS Planar Pixel Sensor R & D Project), Planar Pixel Sensors for the ATLAS track upgrade at HL-LHC, arXiv:1206.3442 [physics.ins-det].
- [14] RD53 Collaboration, http://rd53.web.cern.ch/RD53/.
- [15] K. Motohashi, et al., Evaluation of KEK n-in-p planar pixel sensor structures for very high radiation environments with testbeam, Nucl. Instrum. Methods A 765 (2014) 125.
- [16] Y. Unno, et al., Development of novel n+-in-p silicon planar pixel sensors for HL-LHC, Nucl. Instrum. Methods A 699 (2013) 72.
- [17] R. Nagai, et al., Evaluation of novel KEK/HPK n-in-p pixel sensors for ATLAS upgrade with testbeam, Nucl. Instrum. Methods A 699 (2013) 78.
- [18] K. Nakamura, et al., Irradiation and testbeam of KEK/HPK planar p-type pixel modules for HL-LHC, J. Instrum. 10 (2015) C06008.
- [19] M. Barbero, et al., Submission of the first full scale prototype chip for upgraded ATLAS pixel detector at LHC, FE-I4A, Nucl. Instrum. Methods A 650 (2011) 111.
- [20] M. Capeans, et al., ATLAS Insertable B-Layer Technical Design Report, CERN-LHCC-2010-013, ATLAS-TDR-019 (2010).
- [21] A. Bulgheroni, et al., Results from the EUDET telescope with high resolution planes, Nucl. Instrum. Methods A 623 (2010) 399.
- [22] J. Behr, Test beam measurements with the EUDET Pixel Telescope, EUDET-Report-2010-01 (2010).
- [23] D. Cussans, A trigger/timing logic unit for ILC test-beams, contribution to TWEPP-07 Topical Workshop on Electronic for Particle Physics, September 3-7, Prague, Czech Republic (2007).