



Contents lists available at ScienceDirect

# Nuclear Instruments and Methods in Physics Research A

journal homepage: [www.elsevier.com/locate/nima](http://www.elsevier.com/locate/nima)

## Development of $N+$ in $P$ pixel sensors for a high-luminosity large hadron collider

Shintaro Kamada<sup>a,\*</sup>, Kazuhisa Yamamura<sup>a</sup>, Yoshinobu Unno<sup>b</sup>, Yoichi Ikegami<sup>b</sup><sup>a</sup> Hamamatsu Photonics, 1126-1 Ichino-cho, Hamamatsu City 435-8558, Japan<sup>b</sup> Institute of Particle and Nuclear Study, KEK, Oho 1-1, Ibaraki, Tsukuba 305-0801, Japan

## ARTICLE INFO

Available online 27 May 2014

## Keywords:

ATLAS  
Pixel  
 $N+$  in  $p$   
Slim edge  
 $Al_2O_3$   
Edge spark

## ABSTRACT

Hamamatsu Photonics K. K. is developing an  $N+$  in a  $p$  planar pixel sensor with high radiation tolerance for the high-luminosity large hadron collider (HL-LHC). The  $N+$  in the  $p$  planar pixel sensor is a candidate for the HL-LHC and offers the advantages of high radiation tolerance at a reasonable price compared with the  $N+$  in an  $n$  planar sensor, the three-dimensional sensor, and the diamond sensor. However, the  $N+$  in the  $p$  planar pixel sensor still presents some problems that need to be solved, such as its slim edge and the danger of sparks between the sensor and readout integrated circuit. We are now attempting to solve these problems with wafer-level processes, which is important for mass production. To date, we have obtained a 250- $\mu\text{m}$  edge with an applied bias voltage of 1000 V. To protect against high-voltage sparks from the edge, we suggest some possible designs for the  $N+$  edge.

© 2014 Published by Elsevier B.V.

### 1. Introduction

Several candidates exist to serve as pixel sensors for the high-luminosity large hadron collider (HL-LHC), such as the  $N+$  in a  $p$  planar sensor, the  $N+$  in an  $n$  planar sensor, the three-dimensional (3D) sensor, and the diamond sensor. Hamamatsu Photonics K. K. has been developing an  $N+$  in the  $p$  planar pixel sensor with high radiation tolerance for the HL-LHC.

The  $N+$  in the  $p$  planar sensor offers several advantages, the first of which is its cost effectiveness. Because  $N+$  in  $p$  planar sensors is fabricated by a simple wafer process with masks only on a single side, the process has good yield compared with other types of sensors. In addition, in the high radiation environment, the lifetime of the  $N+$  in  $p$  planar sensor is longer than that of other  $P+$  in  $n$  sensors fabricated via the single-side process [1]. Because the  $N+$  in the  $p$  sensor does not rely on induced type inversion after irradiation, it is possible to read signals even when the sensor is partially depleted (i.e., after the full depletion voltage has exceeded the bias voltage applied after irradiation).

However,  $N+$  in  $p$  planar sensor type also has certain disadvantages, the first of which involves the width of the inactive edge, which is typically wider than the  $N+$  in the  $n$  planar sensor [2] and the 3D sensor [3]. The second problem involves sparking between the sensor and the readout application-specific

integrated circuit (ROIC), which occurs because the edge of  $N+$  in the  $p$  sensor is exposed to high voltage and the gap between sensor and ROIC is only 20  $\mu\text{m}$ . If we can overcome these problems, the  $N+$  in the  $p$  planar sensor would be very competitive. Herein, we report preliminary results of research that aims to resolve these problems.

### 2. Slim edge


#### 2.1. Previous results

Pixel sensors are located at the heart of large complex detectors and serve to track signals close to the interaction point. This area contains a lot of important signals, so detecting all tracks is desirable. However, it is not realistically possible to detect all tracks that cross a pixel sensor because of the dead area of sensors. The edge of an ordinary pixel sensor constitutes such a dead area because a certain distance is needed to prevent the depletion region from contacting the dicing edge.


In a previous study [4], by shrinking the distance from the active area to the dicing edge to 400  $\mu\text{m}$ , we obtained a tolerance of over 1000 V (see Figs. 1 and 2). However, at 1000 V and with less than 400  $\mu\text{m}$  from active area to dicing edge, the depletion region contacted the dicing edge, and a significant leakage current flowed from the dicing edge. Thus, 1000 V tolerance was not possible with an edge distance of less than 400  $\mu\text{m}$ .

\* Corresponding author.


E-mail address: [skamada@ssd.hpk.co.jp](mailto:skamada@ssd.hpk.co.jp) (S. Kamada).



**Fig. 1.** Cross-section of previous slim-edge trial. The edge was shrunk by a simple planar process.



**Fig. 2.** *I*–*V* curves from previous slim-edge trial. For an edge distance of less than 400 μm, the voltage tolerance was less than 1000 V.



**Fig. 3.** Process flow for slim-edge trial.

**2.2. Slim edge process**

To overcome this limit, a new technology had to be developed to prevent the depletion region from contacting the sensor edge. We based our approach on the sidewall Al<sub>2</sub>O<sub>3</sub> passivation trial by SCIPP [5] and expanded the technology to the wafer process. Note that completing the process on wafer form is important for mass production.

For our first trial, we used a square 4-mm monitor diode and made one side the slim edge. Fig. 3 shows the process flow.

1. Fabricate PN junction and metallize as usual.
2. Penetrate through wafer by dry etching. In this trial, standard trench width was 200 μm, and in addition, we confirmed 20 μm width trench also went well.
3. Deposit Al<sub>2</sub>O<sub>3</sub> by atomic layer deposition (ALD). Just before the deposition, we executed a process of eliminating a thin native

oxide layer. The total thickness of Al<sub>2</sub>O<sub>3</sub> was 30 nm. Al<sub>2</sub>O<sub>3</sub> layer made by ALD gives good coverage of the side wall. The Si–Al<sub>2</sub>O<sub>3</sub> or SiO<sub>2</sub>–Al<sub>2</sub>O<sub>3</sub> interface makes positive charges at the Si surface. The depletion layer and negative space charge in the p-type wafer are suppressed by the positive charges that accumulate at the Si surface, and the depletion region does not touch the sensor edge. Thus, no leakage current flows from the sensor edge.

4. The final process is dicing of non-slim edge lines.

**2.3. Test pattern to evaluate minimum distance**


To evaluate the minimum distance, we fabricated a test pattern consisting of a 4-mm monitor diode with a single slim-edge side, as shown in Figs. 4 and 5. We made four types, which were distinguished by the distance from the active area to edge of 210, 250, 290, and 310 μm.

The current–voltage (*I*–*V*) results are shown in Fig. 6. The data indicating a tolerance of 1000 V is obtained for over 250 μm from the active area to slim edge. In addition, we also confirmed the poor *I*–*V* characteristics and low voltage tolerance when Al<sub>2</sub>O<sub>3</sub> passivation was not used. Thus, the Al<sub>2</sub>O<sub>3</sub> charge effect contributed to the good *I*–*V* characteristics, which implies that the depletion region was not contacting the sensor edge.


For the 210-μm edge pattern, breakdown occurred at 700 V. However, by observing the hot electrons [6], we confirmed that the breakdown occurred between guard-ring N+ and edge P+. This breakdown was induced by the strong electric field across the narrow PN gap, not by contact between the slim edge and depletion region. Thus, by optimizing the design, we may obtain a tolerance of 1000 V with an edge of less than 200 μm. This work is planned for the near future.

**2.3. Apply slim edge to a 20-mm pixel sensor for FE-I4 ATLAS-upgrade**

As mentioned in the previous section, we confirmed the 250-μm slim edge by using a 4-mm monitor diode. Next, we applied this



**Fig. 4.** Top view of test pattern consisting of 4-mm monitor diode and a single slim-edge side.



**Fig. 5.** Cross-section of test pattern.




Fig. 6. *I*-*V* curve for slim-edge trial. For 250  $\mu\text{m}$ , 290  $\mu\text{m}$ , 310  $\mu\text{m}$ , and 350  $\mu\text{m}$  from active area to slim edge, a tolerance of 1000 V was obtained.




Fig. 7. Top view of a 20-mm pixel sensor. We fabricated slim edges on three sides.




Fig. 8. *I*-*V* curves for the 20-mm pixel sensor with slim edges on three sides. The voltage tolerance was greater than 1000 V.

technology to a real pixel sensor for the FE-I4 ATLAS upgrade. The pixel sensor surface area is about  $20 \times 20 \text{ mm}^2$  and the thickness is 275  $\mu\text{m}$ . We fabricated slim edges on three sides by Si penetration and  $\text{Al}_2\text{O}_3$  passivation.

As shown in Fig. 7, slim-edge distances in this trial were 310 and 480  $\mu\text{m}$ , which are wider than those for the trial described in Section 2.3. The reason for the larger edges in this trial is that we applied the edge-slimming process to existing wafers that were not optimized for minimum-edge design. However, 310- $\mu\text{m}$  edges were sufficiently slim for our purpose. As mentioned in Section 2.1, a 310- $\mu\text{m}$  edge fabricated by the usual planar process has a tolerance of only 400 V. Fig. 8 shows the *I*-*V* results for this trial. The results confirm the good *I*-*V* characteristics and the tolerance of over 1000 V.

Based on these results and those of Sections 2.3, we believe it is possible to fabricate three-side slim-edge detectors with edges of less than 250  $\mu\text{m}$ . This study is planned for the near future.

#### 2.4. Reliability test of slim edge under UV irradiation

Thus far, we have discussed the desirable results regarding the initial characteristics of the detector. However, we must guarantee that these good characteristics still apply in the HL-LHC environment. To determine this, we used irradiation experiments to simulate the HL-LHC environment. These experiments were done at KEK and consisted of irradiating these samples by 70 MeV protons. The results should be available in the near future and will be reported in a future presentation.

To obtain results more rapidly, we tested the resistance of the samples to UV irradiation. The samples consisted of 4-mm monitor diodes with a single slim-edge side. However, these samples differed from those described in Section 2.2 (those samples were not available in time for irradiation tests). The samples used for UV-irradiation experiments had a wafer thickness of 275  $\mu\text{m}$  and trench depth of 160  $\mu\text{m}$  (i.e., not penetrated). We used deposited  $\text{Al}_2\text{O}_3$  and stealth dicing in various lines, as shown in Fig. 9.

The distance from the active area to trench was a constant 350  $\mu\text{m}$ , and that from the active area to dicing edge was 360, 400, and 450  $\mu\text{m}$ . Fig. 10 shows the initial *I*-*V* characteristics of the samples.




Fig. 9. Cross-section of slim-edge pattern and setup for UV irradiation.




Fig. 10. *I*-*V* curves for test pattern from Fig. 9.

Breakdown occurred at 600 V for the 360- $\mu\text{m}$  edge. However, the 400 and 450  $\mu\text{m}$  edges had a tolerance of over 1000 V. These results indicate two things: first, when the depletion region reaches the trench, the leakage current did not increase by the  $\text{Al}_2\text{O}_3$  interface charge. Second, when the depletion region reached the dicing edge, significant leakage current flowed from the dicing edge, which was the case for the 360- $\mu\text{m}$  edge. Thus, the samples with 400 and 450  $\mu\text{m}$  edges had a tolerance of 1000 V because of the  $\text{Al}_2\text{O}_3$  interface charge and sufficient distance to the dicing edge.

Next, we describe the experimental conditions and discuss the results of the UV irradiation experiment. The UV spectrum is shown in




Fig. 11. Spectrum of a D2 lamp used for reliability experiments.

Fig. 11. The peak wavelength was 200 nm and the irradiation intensity was about  $0.1 \mu\text{W}/\text{cm}^2$  at 50 cm from the source. In the experiments, the UV source was about 6 cm from the sample.

We irradiated the  $\text{Al}_2\text{O}_3$  side wall with UV light, as indicated in Fig. 9. Irradiation time was up to 111 h. Fig. 12 shows the  $I$ - $V$  results for various irradiation times.

Ten hours of UV irradiation produced no change from the initial result. However, after 25 h of UV irradiation, the leakage current from 400- and 450- $\mu\text{m}$  edges increased at about 600 V. After 111 h of UV irradiation, the  $I$ - $V$  characteristics were essentially the same as for 25 h of UV irradiation.

We attribute these results to the disappearance of the  $\text{Al}_2\text{O}_3$  interface-charge effect, which allows the depletion region to contact the trench edge. But the increase in the dark current for the samples with 400- and 450- $\mu\text{m}$  edges was more moderate than for samples with a 360- $\mu\text{m}$  edge, which we explain as follows: for the 400- and 450- $\mu\text{m}$ -edge samples, the depletion region contacted only the trench edge (not the dicing edge), and the trench edge is less damaged by the dry-etching process. As for the disappearance of the  $\text{Al}_2\text{O}_3$  interface-charge effect, we cannot determine the cause, but we guess two possibilities. One is the change of  $\text{Al}_2\text{O}_3$  layer itself. Short wavelength light ( $< 300 \text{ nm}$ ) may generate and accumulate holes to  $\text{Al}_2\text{O}_3$  layer. The other cause may be charge up of  $\text{SiO}_2$  under the  $\text{Al}_2\text{O}_3$  layer. In any case, we need to do irradiation test assumption for the HL-LHC.

### 3. Edge-spark protection

We now discuss edge-spark protection, which is mainly in the planning phase. Normally,  $N^+$  in  $p$  planar sensors has  $P^+$  edges to prevent depletion from spreading to the dicing edge. In addition,




Fig. 12.  $I$ - $V$  curves after UV irradiation of samples for up to 111 h.

high voltage (from a few hundred volts to 1000 V) is applied from the backside to obtain full depletion, and the voltage of the P+ edge is high because the carrier types going from the back side to the front side are all the same. However, the ROIC is near zero volts, and the ROIC–sensor gap is only about 20 μm. Thus, sparks may occur between sensor and ROIC, which destroys the device.

Various approaches have been taken to avoid this problem, for example, inserting a dielectric adhesive [7]. In fact, inserting a dielectric adhesive produces good results, but it needs to be done after dicing, so it is not suitable for mass production.

To overcome this problem, we take a different approach, which involves a countermeasure in the wafer process and so is suitable for mass production. The concept is simple: make an N+ edge (instead of P+) and drop the edge voltage (as shown in Fig. 13). At this point, this approach is at the stage of proof-of-principle test, but in the near future experiments are planned to test it with a pixel sensor.

### 3.1. Simulation of edge voltage

To roughly estimate the trend in edge voltage, we simulated three types of N+ in p planar sensors:

- Type A: standard P+ edge.
  - Type B: N+ edge with no isolation.
  - Type C: N+ edge with P-spray isolation (we suggest this type).
- Types B and C are new types, and we suggest type C to solve the problem of edge sparks.

The simulation conditions were as follows: assume a diode structure with high voltage applied from the back side. The N+ active region was ground and the guard ring was floating.

The dicing edge was assumed to be an ideal clean surface to simplify the simulation (i.e., we did not consider dicing damage). Fig. 14 shows the results of the simulation of the edge voltage.








Fig. 13. Concept for protection of edge against high voltage.

simulation region



chip edge potential dropped chip edge potential dropped

Fig. 14. Simulation of edge voltage for sample types A, B, and C.




Fig. 15.  $I$ - $V$  curves for structure types A, B, and C.

Type A: edge voltage was equal to the backside voltage.

Type B: edge voltage was approximately 50% of the backside voltage.

Type C: edge voltage was approximately 80% of the backside voltage.

### 3.2. $I$ - $V$ experiment for three types of structures

Initially, we fabricated structure types A–C as monitor diodes by chance. This time, we measured the  $I$ - $V$  characteristics (see Fig. 15). For all type, the distance between the active area and the edge implant was 320  $\mu\text{m}$ .

Type A: flat  $I$ - $V$  curve up to 1000 V.

Type B: very large leakage current from chip edge even at 5 V.

Type C: almost same  $I$ - $V$  curve as for type A.

Thus, based on these results and those presented in Section 3.1, structure type C presents a good possibility because of both the voltage drop and  $I$ - $V$  characteristics.

### 3.3. Easy test for edge-spark protection

We used an easy test to evaluate edge-spark protection. Ideally, the evaluation should be done with a real pixel sensor that is bump bonded with an ROIC. However, because we did not have a real pixel sensor with an  $N+$  edge, we used the 4-mm monitor diode mentioned in Section 2.2 instead. Thus, we used the temporary setup shown in Fig. 16 to evaluate edge-spark protection.

On the bottom side, we set types A–C 4-mm monitor diode and applied the high voltage from the backside. On the top side, we set the type A 4-mm monitor diode and applied the ground from the back side. Between the lower and upper sensors, we inserted a 60- $\mu\text{m}$ -thick mending tape, so the gap was about




Fig. 16. Setup of easy test to evaluate edge-spark protection.

60  $\mu\text{m}$ , which was wider than the 20  $\mu\text{m}$  of the real bump bonding gap.

The results were as follows:

Type A: edge spark occurred at 740 V.

Type B: no edge spark occurred, even at 1000 V.

Type C: edge spark occurred at 960 V.

As mentioned before, this is only a preliminary test, but the result implies that an  $N+$  type edge should work well for edge-spark protection. We are currently processing wafers to produce  $N+$  edge pixel sensors and will demonstrate bump bonding and edge-spark evaluation. We expect results in the near future.

## 4. Summary

Hamamatsu Photonics K. K. has been developing  $N+$  in  $p$  planar pixel sensors with high radiation-tolerance for the HL-LHC. For the slim edge, we applied  $\text{Al}_2\text{O}_3$  sidewall passivation technology for wafer processing and achieved a tolerance of 1000 V with a 250- $\mu\text{m}$  edge. The results also suggest that by

optimizing the design, it would be possible to obtain less than 250 or 200  $\mu\text{m}$ . This is our next step.

We used UV irradiation tests to evaluate the reliability of the  $\text{Al}_2\text{O}_3$  slim edge. After UV irradiation, the  $\text{Al}_2\text{O}_3$  interface charge disappeared. Other reliability tests are planned that simulate the conditions of the HL-LHC.

For edge-spark protection, we suggest using an  $N^+$  edge with an isolation structure. Results on edge-spark protection are expected in the near future.

## References

- [1] K. Hara, et al., Nuclear Instruments and Methods in Physics Research A 636 (2011) S83.
- [2] R. Klingenberg, et al., Nuclear Instruments and Methods in Physics Research A 699 (2013) 56.
- [3] S. Grinstein, et al., Nuclear Instruments and Methods in Physics Research A 699 (2013) 61.
- [4] S. Mitsui, et al., Nuclear Instruments and Methods in Physics Research A 699 (2013) 36.
- [5] M. Christophersen, et al., Nuclear Instruments and Methods in Physics Research A 699 (2013) 18.
- [6] ([http://shpat.com/docs/hamamatsu/e\\_phemos.pdf](http://shpat.com/docs/hamamatsu/e_phemos.pdf)), 2008.
- [7] Y. Unno, et al., Nuclear Instruments and Methods in Physics Research A 699 (2013) 72.